Using a library of available I.C. chips, and a network description of the circuit in terms of these chips, the program CALHYM produces a 100% complete layout of a multilayer hybrid microcircuit in three steps: the partitioning of the logic functions into library chips, the placement of the used chips on the substrate and the routing of the interconnections.
INTRODUCTION
A new program CALHYM has been developed for the automatic layout of digital circuits, built up of monolithic integrated circuit chips, which are interconnected by means of thick film conductors.
The program requires two inputs.
1) A library of available I.C. chips 2) A network description of the circuit in terms of library chips and/or logic functions which can be allocated to a library chip type.
Starting from these, CALHYM will produce a 100% complete layout of the microcircuit in basically three steps. 1) Partitioning of the logic functions into a number of library chips.
2) Placement of the set of used library chips on the substrate.
3) Routing of the interconnections between the different input-output pins of all the chips.
The system is very flexible, since it allows for a wide range of design limitations to be implemented (e.g. fixed Every library chip must be described in terms of its external dimensions, its gate configuration and its input-output pin configuration. From this data CALHYM will generate a symbolic rectangular chip with all the input-output pins on a gridded distance.
In the final layout this symbolic representation (see Figure 3 ) allows to place the real chip in the middle of the rectangle and to bond the different bonding pads to the pins of the symbolic layout. If only homogeneous chips are allowed, the minimum number of required chips is easily calculated from the set of available library types, the set of different logic functions types and the quantity of every type.
The partitioning algorithm itself is based upon the maximalisation of a "cluster value", CV. In a next step CALHYM will calculate (if the designer allows for this option) an optimal orientation (4 possibilities) and an optimal positioning of the different logical gates associated with the chip.
The principle of this step is shown in Figure 1 .
A direction vector is associated with each inputoutput pin of the chip. The vector is perpendicular to the physical position of the IO-pin. All the nets belonging to a logic function of the chip come from the chip's neighbours and are also represented by a direction vector, starting from the chip they come from and pointing to the chip being worked on. Both the orientation of the chip and the gate assignment are now done in such a way as to minimize the resultant vectors from the different gates and the ones belonging to their associated logic function (see Figure 1 ). Figure 2 ). These cells are designed with their input-output pins coming out at only one side.
The routing problem, as arising in CALHYM, differs from this model by the fact that each chip has input-output pins at four sides. However, Figure 2b shows a method to reduce this problem to the previous one by routing first the small local vertical areas between cells.
Although the principle seems easy, a few comments on the method are necessary. First 2) It is strongly interactive, allowing immediate control (avoiding superfluous computations) and a better optimisation of the result.
3) The routing is always done 100% complete. So the user must not achieve the layout by trying to route manually some difficult nets.
4) The routing algorithm, implemented in CALHYM, a yields area savings of about 15% compared with other routers. 
